CD74HCT640D

CD74HCT640D, CMOS three-state bidirectional non-inverting buffer, SOP, -0.5V to 7V, ±25mA, ±50mA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.01~6.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.01~6.00

PartNumber:: CD74HCT640D

Brand:: Texas Instruments - TI | Pack: SOP | D/C: 12+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. elaine's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-12-10

From Other Seller

Part Number:CD74HCT640D
US $0.01 - 6.00
YL-G709

US $65.00 - 68.00 / Piece
(0) Remove
HT46R47

US $0.35 - 1.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The CD74HCT640D is a silicon-gate CMOS three-state bidirectional non-inverting buffer. It is intended for two-way asynchronous communication between data buses. The CD74HCT640D has high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuits, and have speeds comparable to low power Sckottky TTL circuits. The CD74HCT640D can drive 15 LSTTL loads.

Parametrics

CD74HCT640D absolute maximum ratings: (1)DC Supply Voltage, VCC: -0.5V to 7V; (2)DC Input Diode Current, IIK For VI ＜-0.5V or VI ＞VCC + 0.5V: ±20mA; (3)DC Output Diode Current, IOK For VO ＜-0.5V or VO ＞VCC + 0.5V: ±20mA; (4)DC Drain Current, per Output, IO For -0.5V＜ VO＜ VCC + 0.5V: ±25mA; (5)DC Output Source or Sink Current per Output Pin, IO For VO ＞-0.5V or VO ＜VCC + 0.5V: ±25mA; (6)DC VCC or Ground Current, ICC: ±50mA.

Features

CD74HCT640D features: (1)Buffered Inputs; (2)Three-State Outputs; (3)Applications in Multiple-Data-Bus Architecture; (4)Fanout (Over Temperature Range) Standard Outputs: 10 LSTTL Loads; (5)Bus Driver Outputs: 15 LSTTL Loads; (6)Wide Operating Temperature Range: -55℃ to 125℃; (7)Balanced Propagation Delay and Transition Times; (8)Significant Power Reduction Compared to LSTTL Logic ICs; (9)HC Types: 2V to 6V Operation; (10)High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V; (11)HCT Types: 4.5V to 5.5V Operation; (12)Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH =2V (Min); (13)CMOS Input Compatibility, Il ≤1μA at VOL, VOH.